

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

| BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP                                |                   | ATTORNEY DOCKET NO. | FIRST NAMED INVENTOR   | FILING DATE | APPLICATION NO. |
|---|-------------------|---------------------|--|-------------|-----------------|
| MICHAEL A BERNADICOU  BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP  LEE FLO | 042390.P7794 6341 |                     | ANAND MURTHY   | 12/30/1999  | 09/475,452      |
| BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP                                |                   |                     |  | 03/19/2002  | 7590            |
| I EE EUG  | EXAMINER          |                     |  |             |                 |
| 12400 WILSHIRE BOOLEVARD  | GENE              | LEE, EU             | BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP<br>12400 WILSHIRE BOULEVARD<br>7TH FLOOR<br>LOS ANGELES, CA 90025 |             |                 |
| APTIBUT   | PAPER NUMBER      | ART UNIT            |  |             |                 |

DATE MAILED: 03/19/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

J

|   |   | Application No.         | Applicant(s)   |  |  |  |
|---|---|-------------------------|--|--|--|--|
|   | ,   |                         |  |  |  |  |
| •   | Office Action Summary   | 09/475,452              | MURTHY ET AL.  |  |  |  |
| Omec Action Summary   |   | Examiner                | Art Unit   |  |  |  |
|   | The MAII ING DATE of this communication ann   | Eugene Lee              | 2815   |  |  |  |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Peri df r Reply   |   |                         |  |  |  |  |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status |   |                         |  |  |  |  |
| 1)⊠   | Responsive to communication(s) filed on 07 Ja   | anuary 2002 .           |  |  |  |  |
| . 2a)⊠  | This action is <b>FINAL</b> . 2b) This  | s action is non-final.  |  |  |  |  |
| 3)  | r = r   |                         |  |  |  |  |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. — — — — — Disposition of Claims   |   |                         |  |  |  |  |
| 4)⊠ Claim(s) <u>1-15</u> is/are pending in the application.   |   |                         |  |  |  |  |
| 4a) Of the above claim(s) is/are withdrawn from consideration.  |   |                         |  |  |  |  |
| 5) Claim(s) is/are allowed.   |   |                         |  |  |  |  |
| 6)⊠ Claim(s) <u>1-15</u> is/are rejected.   |   |                         |  |  |  |  |
| 7) Claim(s) is/are objected to.   |   |                         |  |  |  |  |
| 8) Claim(s) are subject to restriction and/or election requirement.   |   |                         |  |  |  |  |
| Application Papers  |   |                         |  |  |  |  |
| 9) The specification is objected to by the Examiner.  |   |                         |  |  |  |  |
| 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  |   |                         |  |  |  |  |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.   |   |                         |  |  |  |  |
| If approved, corrected drawings are required in reply to this Office action.  |   |                         |  |  |  |  |
| 12) The oath or declaration is objected to by the Examiner.   |   |                         |  |  |  |  |
| Priority under 35 U.S.C. §§ 119 and 120   |   |                         |  |  |  |  |
| 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).   |   |                         |  |  |  |  |
| a) ☐ All b) ☐ Some * c) ☐ None of:  |   |                         |  |  |  |  |
| 1. Certified copies of the priority documents have been received.   |   |                         |  |  |  |  |
|   | 2. Certified copies of the priority documents have been received in Application No  |                         |  |  |  |  |
| Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.  |   |                         |  |  |  |  |
| 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  |   |                         |  |  |  |  |
| a) The translation of the foreign language provisional application has been received.   |   |                         |  |  |  |  |
| 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.  |   |                         |  |  |  |  |
| Attachment  | (s)   |                         |  |  |  |  |
| 2) Notice   | e of References Cited (PTO-892)<br>e of Draftsperson's Patent Drawing Review (PTO-948)<br>nation Disclosure Statement(s) (PTO-1449) Paper No(s) | 5) Notice of Informal P | (PTO-413) Paper No(s)<br>atent Application (PTO-152) |  |  |  |

Application/Control Number: 09/475,452 Page 2

Art Unit: 2815

**DETAILED ACTION** 

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every

feature of the invention specified in the claims. Therefore, the gate dielectric formed on first

conductivity region in a substrate must be shown or the feature(s) canceled from the claim(s).

No new matter should be entered.

- A-proposed-drawing correction or corrected drawings are required in reply to the Office

action to avoid abandonment of the application. The objection to the drawings will not be held

in abeyance.

Specification

2. The amendment filed 1/7/02 is objected to under 35 U.S.C. 132 because it introduces new

matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter

into the disclosure of the invention. The added material which is not supported by the original

disclosure is as follows: the gate dielectric formed on first conductivity region in a substrate.

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

the tene will be a disconnection of the above belongs of the

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode

contemplated by the inventor of carrying out his invention.

4. Claims 1 thru 14 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification does not disclose the gate dielectric formed on first conductivity region *in* a substrate.

### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

6. Claims 1, 8, 9, and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Krivokapic '587. Krivokapic discloses (see, for example, FIG. 2p) a transistor (MOS device) 300 comprising a substrate (first conductivity region) 201, gate oxide (gate dielectric) 208, gate (gate electrode) 210, spacer (sidewall spacers) 219, source 217 and drain 218. The distance

Application/Control Number: 09/475,452

Art Unit: 2815

between the source and drain define a channel wherein the distance directly beneath the gate electrode is larger than the distance depper into the substrate. Regarding claim 12, see, for example, column 9, lines 19-40 and element 241.

- 7. Claim 13 is rejected under 35 U.S.C. 102(e) as being anticipated by Takeuchi '351.

  Takeuchi discloses (see, for example, FIG. 11c) a MOSFET comprising a gate insulator (gate dielectric) 3, gate electrode 4, thin insulator (sidewall spacer) 6B, and source/drain junction surface (silicon or silicon alloy regions) 9B.
- 8. Claim 15 is rejected under 35 U.S.C. 102(e) as being anticipated by Choi '582. See, for example, FIG. 2.

# Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Krivokapic '587 in view of Takeuchi '351. Krivokapic does not disclose the source/drain regions extending above the gate dielectric and wherein the top surface of said silicon or silicon alloy is spaced further from said gate electrode than the silicon or silicon alloy adjacent to said gate dielectric.

  However, Takeuchi teaches (see, for example, FIG. 11 (c)) a MOSFET comprising elevated source and drain regions 7B comprising a facet. In column 12, lines 45-63, Takeuchi teaches that such a structure provides reduced parasitic capacitance. Therefore, it would have been

obvious to one of ordinary skill in the art at the time of invention to use this structure in Krivokapic's invention in order to reduce parasitic capacitance.

- 11. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Krivokapic '587 as applied to claim 1 above, and further in view of Choi '582. Krivokapic does not disclose a gate dielectric layer being thicker beneath the outside edge of said gate electrode than the gate dielectric layer beneath the center of said gate electrode. However, Choi discloses (see, for example, FIG. 2) a semiconductor device comprising a gate insulating film with both sides thicker than a thickness in the center. Choi teaches (see, for example, abstract) that such a gate insulating film reduces hot carrier effects. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use the gate insulating film of Choi in Krivokapic's invention in order to reduce hot carrier effects.
- 12. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Krivokapic '587 in view of Takeuchi '351 as applied to claim 2 above, and further in view of Choi '582. Krivokapic in view of Takeuchi does not disclose a gate dielectric layer being thicker beneath the outside edge of said gate electrode than the gate dielectric layer beneath the center of said gate electrode. However, Choi discloses (see, for example, FIG. 2) a semiconductor device comprising a gate insulating film with both sides thicker than a thickness in the center. Choi teaches (see, for example, abstract) that such a gate insulating film reduces hot carrier effects. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use the gate insulating film of Choi in Krivokapic in view of Takeuchi invention in order to reduce hot carrier effects.

- Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Krivokapis 587 in view of Choi et al. '088. Krivokapic does not disclose a pair of deposited silicon or silicon alloy regions having a first conductivity type formed between said pair of deposited silicon or silicon alloy source/drain regions of said second conductivity type and said first conductivity type region. However, Choi (see, for example, FIG. 2 and FIG. 3) a structure 106 comprising halo regions 120, 122. Choi teaches that halo regions provide higher punchthrough voltage. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use halo regions in order to attain a higher punchthrough voltage.
- 14. Claims 7, 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Krivokapic '587. Krivokapic does not disclose an inflection point which occurs between 50-200 A laterally beneath said gate electrode and at a depth of between 25-200 A beneath said gate dielectric. However, it would have been obvious to one of ordinary skill in the art at the time of invention was made to use these depths, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claims 10 and 11, Krivokapic does not disclose the concentration of said deposited silicon or silicon alloy source/drain regions of a second conductivity type having a concentration between 1X1018 / cm3 – 3X1021/ cm3 or approximately 1X1021 / cm3. However, it would have been obvious to one of ordinary skill in the art at the time of invention was made to use these concentrations, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Application/Control Number: 09/475,452

Art Unit: 2815

15. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takeuchi '351 in view of Choi '582. Takeuchi does not disclose a gate dielectric layer being thicker beneath the outside edges of said gate electrode than the gate dielectric layer beneath the center of said gate electrode. However, Choi discloses (see, for example, FIG. 2) a semiconductor device comprising a gate insulating film with both sides thicker than a thickness in the center. Choi teaches (see, for example, abstract) that such a gate insulating film reduces hot carrier effects. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use the gate insulating film in order to reduce hot carrier effects.

### **Product-by-Process Limitations**

While not objectionable, the Office reminds Applicant that "product by process" limitations in claims drawn to structure are directed to the product, per se, no matter how actually made. In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also, In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wethheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Marosi et al., 218 USPQ 289; and particularly In re Thorpe, 227 USPQ 964, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or otherwise. Note that applicant has the burden of proof in such cases, as the above case law makes clear. Thus, no patentable weight will be given to those process steps which do not add structural limitations to the final product.

### Response to Arguments

16. Applicant's arguments filed 1/7/02 have been fully considered but they are not persuasive. The limitation "deposited silicon or silicon alloy source/drain regions" does not differentiate from the structure disclosed in Krivokapic. Since Krivokapic's structure also has silicon source/drain regions (the substrate is made of silicon, see column 3, lines 21-22), applicant's structure is not patentably distinct from Krivokapic. Even though the source/drain regions are not formed by silicon deposition, this limitation is considered a process limitation and does not further limit the final structural product. Also see **Product-by-Process Limitations** paragraph above.

#### Conclusion

17. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

#### INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 703-305-5695. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 703-308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Eugene Lee March 17, 2002

> EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800